08/884,228

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ :		(11) International Publication Number:	WO 99/00835
H01L 21/56, 21/60, 23/31, 23/29	A1	(43) International Publication Date:	7 January 1999 (07.01.99)

PCT/GB98/01730 (21) International Application Number:

(22) International Filing Date:

12 June 1998 (12.06.98)

(81) Designated States: CN, CZ, HU, JP, PL, RU, VN, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR,

(30) Priority Data:

27 June 1997 (27.06.97) US

(71) Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATION [US/US]; Armonk, NY 10504 (US).

(71) Applicant (for MC only): IBM UNITED KINGDOM LIMITED [GB/GB]; P.O. Box 41, North Harbour, Portsmouth, Hampshire PO6 3AU (GB).

(72) Inventors: FAROUHAR, Donald, Seton; 1106 Rodman Road, Endicott, NY 13760 (US). PAPATHOMAS, Konstantinos; 75 Coventry Road, Endicott, NY 13760 (US).


(74) Agent: BOYCE, Conor; IBM United Kingdom Limited, Intellectual Property Law, Hursley Park, Winchester, Hampshire SO21 2JN (GB).

IE, IT, LU, MC, NL, PT, SE).

Published

With international search report.

(54) Title: METHOD AND APPARATUS FOR INJECTION MOLDED FLIP CHIP ENCAPSULATION



(57) Abstract

The electrical interconnections between an integrated circuit chip assembly are encapsulated and reinforced with a high viscosity encapsulant material in a single step molding process wherein a mold is placed over an integrated circuit chip assembly and encapsulant material is dispensed through an opening in the mold and forced around and under the integrated circuit chip by external pressure encapsulating the integrated circuit chip assembly. An integrated circuit chip assembly having a reinforced electrical connection which is more resistant to weakening as a result is stress created by differences in coefficient of thermal expansion between the integrated circuit chip and the substrate to which the integrated circuit chip is attached is produced.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	ТJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	$\mathbf{U}\mathbf{Z}$	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	zw	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	\mathbf{PL}	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
$\mathbf{C}\mathbf{U}$	Cuba	KZ	Kazakstan	RO	Romania		
\mathbf{CZ}	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

METHOD AND APPARATUS FOR INJECTION MOLDED FLIP CHIP ENCAPSULATION

BACKGROUND OF THE INVENTION

5

This invention relates to an improved method for encapsulating and reinforcing the electrical interconnections between an integrated circuit chip and a substrate. It also relates to an integrated circuit chip assembly produced by said method.

10

15

20

25

30

35

40

An integrated circuit chip assembly generally comprises an integrated circuit chip attached to a substrate, typically a chip carrier or a circuit board. The most commonly used integrated circuit chip is composed primarily of silicon having a coefficient of thermal expansion of about 2 to 4 ppm/°C. The chip carrier or circuit board is typically composed of either a ceramic material having a coefficient of thermal expansion of about 6 ppm/°C, or an organic material, possibly reinforced with organic or inorganic particles or fibers, and having a coefficient of thermal expansion in the range of about 6 to 50 ppm/°C. One technique well known in the art for attaching the chip to the substrate is flip chip bonding. In flip chip bonding, a pattern of solder balls, usually having a diameter of about 0.002 to 0.006 inches, is formed on one surface of the integrated circuit chip, fully or partially populating the active chip surface with interconnection sites. A matching footprint of solder wettable terminals is provided on the substrate. The integrated circuit chip is then placed in alignment with the substrate, and the chip to substrate connections are formed by reflowing the solder balls. During operation of an integrated circuit chip assembly, cyclic temperature excursions cause the substrate and the integrated circuit chip to expand and contract. Since the substrate and the integrated circuit chip have different coefficients of thermal expansion, they expand and contract at different rates causing the solder ball connections to weaken or even crack as a result of fatigue. To remedy this situation, it is common industry practice to reinforce the solder ball connections with a thermally curable polymer material known in the art as an underfill encapsulant.

Underfill encapsulants are typically filled with ceramic particles to control their rheology in the uncured state, and to improve their thermal and mechanical properties in the cured state. Underfill encapsulants have been used widely to improve the fatigue life of integrated circuit chip assemblies consisting of an integrated circuit chip of the flip chip variety attached to a substrate comprised of an alumina ceramic material having a coefficient of thermal expansion of 45 about 6 ppm/°C. More recently, integrated circuit chip assemblies have

WO 99/00835 PCT/GB98/01730

5

10

15

20

25

30

35

40

45

been manufactured using substrates comprised of a reinforced organic material having a composite coefficient of thermal expansion of about 20 ppm/°C.

2

The underfill encapsulation process is typically accomplished by dispensing a liquid encapsulant directly onto the substrate at one or more points along the periphery of the integrated circuit chip. encapsulant is drawn into the space between the integrated circuit chip and the substrate by capillary forces, and forms a fillet around the perimeter of the integrated circuit chip. The diameter of the filler particles in the encapsulant is typically smaller than the height of the space so that flow is not restricted, with typical encapsulants having viscosities of about 10 Pa-s at the dispense temperature. underfilling process is completed, the encapsulant is heat cured in an oven. Cured encapsulants typically have coefficients of thermal expansion in the range of 20 to 40 ppm/°C and a Young's Modulus of about 1 to 3 Gpa, depending on the filler content and the type of chemistry. Depending on the materials the integrated circuit chip and the substrate are composed of, it may be desirable to further alter the cured properties of the encapsulant. However, the requirement that the encapsulant have low viscosity in the uncured state so that it flows readily into the space between the integrated circuit chip and the substrate severely restricts the formulation options. For example, the addition of more ceramic filler would result in a lower coefficient of thermal expansion, but would cause an increase in the viscosity of the uncured encapsulant. Furthermore, even with the use of underfill encapsulation, fatigue life of an integrated circuit chip assembly is shorter when the integrated circuit chip is interconnected to an organic substrate as opposed to a ceramic substrate due to the greater mismatch in thermal expansion between the typical integrated circuit chip and organic substrates.

Also known in the art is a method wherein a package body is formed around the perimeter of the flip chip using a two step process. First the integrated circuit chip assembly is underfilled as described above. Next, a package body is formed around the perimeter of the integrated circuit chip using a molding process.

The prior art also suggests a process wherein additional reinforcement is achieved by forming a package body around the integrated circuit chip assembly using a single step operation. In this process, a large opening of about 50% of the size of the integrated circuit chip is formed in the substrate under the integrated circuit chip. This approach essentially eliminates the space between the integrated circuit chip and the substrate that is typical of a conventional integrated circuit chip to substrate interconnection, but has the drawback of limiting the active

10

15

20

25

30

35

40

45

surface area of the integrated circuit chip that can be utilized for forming interconnections because only the perimeter of the active surface of the integrated circuit chip can be used.

It is an object of the present invention to provide a method of encapsulating and reinforcing the electrical interconnections of an integrated circuit chip assembly which allows the use of highly viscous encapsulating materials and eliminates the need to use different encapsulating materials for underfilling and overmolding. It is also an object of this invention to provide a method of encapsulating an integrated circuit chip assembly which enables simultaneous underfilling and overmolding without reducing the active interconnection area of the integrated circuit chip or substantially altering the substrate design. Another object of this invention is to provide an integrated circuit chip assembly having a reinforced electrical interconnection which is more resistant to weakening as a result of stress created by the differences in coefficient of thermal expansion between the integrated circuit chip and the substrate.

SUMMARY OF THE INVENTION

This invention provides an improved method for encapsulating and reinforcing the electrical interconnections of an integrated circuit chip assembly according to claim 1. The invention allows for encapsulating the solder ball interconnections of an integrated circuit assembly which accommodates the use of high viscosity encapsulating materials and allows simultaneous underfilling and overmolding; and eliminates the need for a dam to contain flow. In accordance with the preferred embodiment of this invention, an integrated circuit chip assembly comprised of an integrated circuit chip mounted on a chip carrier or directly on a circuit board in a standoff relationship by solder ball connections is provided.

A mold is placed over the integrated circuit chip. The mold is constructed with an opening extending from the inside surface of the mold to the outside surface of the mold and at least one vent. External pressure is applied to the mold to seal the mold to the surface of the substrate to which the integrated circuit chip is attached. The mold is constructed so that there is a space between the inner surface of the mold and the integrated circuit chip. A metered volume of encapsulant material is dispensed through the opening into the space surrounding the integrated circuit chip and the chip carrier or circuit board. The preferred encapsulant material comprises a high strength thermosetting one part epoxy containing about 50% to 80% by weight of inorganic electrically non-conductive filler and has a viscosity at 25° C of about 250 Pascal-seconds measured using a

20

25

30

35

40

45

Brookfield viscometer, model HBT, with a CP-52 cone head, at 2 rpm; although materials having viscosities in the range of about 10 to 1,000 Pascal-seconds may also be used.

After the required amount of encapsulant material is dispensed, the material is cured to form a bond between the integrated circuit chip and the chip carrier or circuit board and reinforce the solder ball connections.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1a is a longitudinal sectional view somewhat diagrammatic of an integrated circuit chip mounted on a chip carrier;

15 FIG 1b is a longitudinal sectional view somewhat diagrammatic of an integrated circuit chip mounted on a chip carrier of the ball grid array type;

FIG 1c is a longitudinal sectional view somewhat diagrammatic of an integrated circuit chip mounted on a chip carrier of the ball grid array type; and

FIG. 2 is a longitudinal sectional view somewhat diagrammatic of an integrated circuit chip mounted on a substrate and covered by a mold ready to receive an encapsulant according to one embodiment of this invention.

DETAILED DESCRIPTION

Referring to FIG. la, an integrated circuit chip assembly, indicated generally at 12, is comprised of a chip carrier 14, having a remote surface 16 and a mounting surface 18, and an integrated circuit chip 20, having a remote surface 22 and an attachment surface 24. The integrated circuit chip 20 is mounted on the chip carrier 14 in a standoff relationship with the attachment surface 24 of the integrated circuit chip 20 facing the mounting surface 18 of the chip carrier 14, defining a space 28 between the attachment surface 24 of integrated circuit chip 20 and the mounting surface 18 of the chip carrier 14. In a typical integrated circuit chip assembly, the height of the space 28 is about 0.002 to 0.006 inches. The attachment surface 24 of the integrated circuit chip 20 has arranged thereon, a plurality of electrical contacts Each electrical contact 30 has a solder ball 32 attached thereto. The mounting surface 18 of the chip carrier 14 has arranged thereon, a plurality of electrical contacts 34, each of said electrical contacts 34 arranged to correspond to a solder ball 32 on the attachment surface 24 of the integrated circuit chip 20.

10

15

20

25

30

35

40

45

The chip carrier 14 in one embodiment is comprised of a ceramic material, typically alumina having a coefficient of thermal expansion of about 6 ppm/°C. The chip carrier can also be comprised of organic materials such as PTFE, polyimides, polytetrafluoroethylene, epoxies, triazines, bismaleimides, bismaleimides/triazines, and blends of these materials. These materials may be reinforced with either woven or non-woven inorganic or organic media such as glass or organic fibers. Such organic materials typically have coefficients of thermal expansion ranging from about 6 to 50 ppm/°C. The chip carrier has arranged about its perimeter, a plurality of electrical contacts 36.

Each electrical contact 36 has attached thereto a wire lead 38 for interconnection between the chip carrier 14 and a circuit board, to which the integrated circuit chip assembly is to be attached. The chip carrier 14 may also be of the ball grid array type as shown in Figs. 1b and 1c, wherein rather than having edge leads, solder balls 37 having a diameter of about 0.020 to 0.030 inches are attached to the attachment surface 18 or the remote surface 16 of the chip carrier 14. The integrated circuit chip 20 is typically comprised of monocrystalline silicon having a coefficient of thermal expansion of about 2 to 4 ppm/°C. Each solder ball 32 is typically comprised of an electrically conductive metallic solder material. The integrated circuit chip 20 is attached to the chip carrier 14 by solder reflow. During operation, the chip carrier 14 and the integrated circuit chip 20 are subjected to repeated cycles of heating and cooling. Because the chip carrier 14 and the integrated circuit chip 20 have different coefficients of thermal expansion, they expand and contract at different rates. This results in thermal stress on the connections between the solder balls 32 and the electrical contacts 30 and 34, sometimes causing the interconnection between the chip carrier 14 and the integrated circuit chip 20 to weaken or even fracture.

Referring to FIG. 2, in which the several elements are similar to like elements of FIG. 1, a mold 58 having an inside surface 60 and an outside surface 62 is placed over the integrated circuit chip 20 so that there is a space 70 between the inside surface 60 of the mold 58 and the remote surface 22 of the integrated circuit chip 20, and a void 64 surrounding the integrated circuit chip 20. In a preferred embodiment, the mold 58 is comprised of metal or plastic. External pressure is applied to the outside surface 62 of the mold 58 to seal the mold 58 to the mounting surface 18 of the chip carrier 14. The mold 58 has at least one opening 26 extending from the inside surface 60 to the outside surface 62 and at least one vent 66. An amount of the encapsulant 40 necessary to substantially fill the space 70, the void 64 and the space 28 is dispensed through the opening 26. The encapsulant 40 is forced into the space 70 and into the void 64 and under the integrated circuit chip 20

10

15

into the space 28. In a preferred embodiment, the encapsulant 40 comprises Hysol FP-4323, a high strength thermosetting one part epoxy containing about 50 - 70% by weight of a ceramic filler and has a viscosity at 25° C of about 250 Pascal-seconds measured using a Brookfield viscometer, model HBT, with a CP-52 cone head, at 2 rpm, although encapsulants having viscosities in the range of about 10 to 1,000 Pascalseconds can be used. The encapsulant 40 is dispensed through the opening 26 using a dispensing apparatus indicated generally at 42. In the preferred embodiment, using an encapsulant 40 having a viscosity of about 250 Pascal-seconds at 25° C, the dispensing apparatus 42 comprises an injection apparatus with a 0.020 inch diameter needle. A pressure of approximately 80 psi is required to inject the encapsulant 40 into the void 64 and the space 28. The encapsulant 40 is heated for about 2 hours at $160\,^{\circ}$ C to cure the encapsulant 40 and form a bond between the integrated circuit chip 20 and the chip carrier 14 and reinforce the solder ball connections. The mold 58 can be removed prior to or after curing. This method may also be used to attach an integrated circuit chip directly to a circuit board.

10

15

20

25

30

35

45

CLAIMS

1. A method for encapsulating and reinforcing the electrical interconnections of an integrated circuit chip assembly, comprising the steps of:

providing a substrate having a remote surface and a mounting surface and an integrated circuit chip having an attachment surface and a remote surface; said attachment surface of said integrated circuit chip being attached to said mounting surface of said substrate in a standoff relationship thereby defining a space therebetween, said space having a height of about 0.002 to 0.006 inches;

placing a mold over said integrated circuit chip, said mold having at least one opening extending from an inner surface of said mold to an outer surface of said mold and at least one vent, said inner surface of said mold facing said remote surface of said integrated circuit chip in a standoff relationship, thereby defining a void;

applying pressure to said outer surface of said mold to seal said mold to said mounting surface of said substrate;

providing a volume of an encapsulant necessary to substantially fill said space and said void, said encapsulant comprising a thermosetting polymer having a viscosity in the range of about 10 to 1000 Pascal-seconds at dispense temperature;

dispensing said volume of said encapsulant through at least one of said openings into said space; and

curing said encapsulant to form a bond between said substrate and said integrated circuit chip.

- 2. The method of claim 1 wherein said attachment surface of said integrated circuit chip is attached to said mounting surface of said substrate using a plurality of solder balls connections.
- 3. The method of claim 2 wherein said substrate comprises a chip carrier.
- 40 4. The method of claim 2 wherein said substrate comprises a circuit board.
 - 5. An integrated circuit chip assembly produced according to the method of any of claims 1, 2, 3 and 4.

6. An integrated circuit chip assembly, comprising:

an integrated circuit chip having a perimeter, an attachment surface and a remote surface,

5

a plurality of conductive contacts arranged on said attachment surface, each of said conductive contacts having a standoff connection attached thereto;

10

a substrate having a mounting surface and a remote surface;

a plurality of electrical contacts arranged on said mounting surface, each of said electrical contacts attached to one of said standoff connections;


15

an encapsulant encasing said integrated circuit chip and covering a portion of said mounting surface beyond said perimeter, said encapsulant also disposed between said mounting surface and said attachment surface, encapsulating said standoff connections, said electrical contacts, and said conductive contacts.

20

25

- 7. The integrated circuit chip assembly of claim 6 wherein said encapsulant comprises a high strength thermosetting polymer having a viscosity in the range of 10 to 1,000 Pascal-seconds at dispense temperature.
- 8. The integrated circuit chip assembly of claim 7 wherein said standoff connections comprise solder balls.
- 30 9. The integrated circuit chip assembly of claim 8 wherein said substrate comprises a chip carrier.
 - 10. The integrated circuit chip assembly of claim 8 wherein said substrate comprises a circuit board.



INTERNATIONAL SEARCH REPORT

Int .ional Application No PCT/GB 98/01730

		1 3 1 7 4 5 7 7		
a. classi IPC 6	FICATION OF SUBJECT MATTER H01L21/56 H01L21/60 H01L23/3	31 H01L23/29		
According to	o International Patent Classification (IPC) or to both national classifica	ation and IPC		
	SEARCHED			
Minimum do IPC 6	cumentation searched (classification system followed by classification $H01L$	on symbols)		
Documentat	ion searched other than minimumdocumentation to the extent that so	uch documents are included in the fields sea	urched	
Electronic d	ata base consulted during the international search (name of data bas	se and, where practical, search terms used)		
C. DOCUME	ENTS CONSIDERED TO BE RELEVANT			
Category °	Citation of document, with indication, where appropriate, of the rele	evant passages	Relevant to claim No.	
P,X	S. HAN AND K. K. WANG: "Study or pressurized underfill encapsulatiflip chips" IEEE TRANSACTIONS ON COMPONENTS, AND MANUFACTURING TECHNOLOGY. PARADVANCED PACKAGING., vol. 20, no. 4, November 1997, Nopages 434-442, XP002075500 see page 434, right-hand column, 2 - page 435, left-hand column, page 31 July 1997 see page 16, line 1 - page 17, liftigures 3,14	PACKAGING RT B: US, paragraph paragraph paragraph	1-10	
X Furth	ner documents are listed in the continuation of box C.	X Patent family members are listed in	n annex.	
° Special ca	tegories of cited documents :			
"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention singular relevance; the claimed invention cannot be considered novel or cannot be considered novel or cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alon document referring to an oral disclosure, use, exhibition or other means considered to involve an inventive step when the document is combined with one or more other such document is combined with one or more other such documents, such combination being obvious to a person skilled				
later th	ont published prior to the international filing date but an the priority date claimed	in the art. "&" document member of the same patent		
	actual completion of theinternational search	Date of mailing of the international sea	rch report	
	5 August 1998	07/09/1998		
Name and n	nailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer Munnix, S		

INTERNATIONAL SEARCH REPORT

Intv. Jonal Application No PCT/GB 98/01730

		PC1/GB 98/01/30
	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Ρ,Χ	US 5 700 723 A (BARBER IVOR G) 23 December 1997 see the whole document	1-10
X	WO 96 42106 A (MATSUSHITA ELECTRIC IND CO LTD) 27 December 1996 see abstract; figure 1	6-10
X	US 4 942 140 A (OOTSUKI HIDEAKI ET AL) 17 July 1990 see abstract; figure 3	6
Α	see abstract; rigure 3	2-4,7-10
X	EP 0 528 171 A (IBM) 24 February 1993 see page 3, line 12 - line 8 see page 3, line 51 - page 6, line 36	6
Α	see figure 1	2-4,7-10
A	US 4 615 741 A (KOBAYASHI AKIRA ET AL) 7 October 1986 see column 1, line 14 - line 28	1,7
Α	EP 0 775 716 A (KANEGAFUCHI CHEMICAL IND) 28 May 1997 see page 4, line 42 - line 47	1,7
Α	US 5 385 869 A (LIU JAY J ET AL) 31 January 1995 see abstract; figure 8	1-10
ļ		

1

INTERNATIONAL SEARCH REPORT

Information on patent family members

Int. .ional Application No PCT/GB 98/01730

	atent document d in search repoi	t	Publication date		Patent family member(s)	Publication date
WO	9727624	Α	31-07-1997	NONE		
US	5700723	Α	23-12-1997	JP	10064932 A	06-03-1998
WO	9642106	Α	27-12-1996	JP	9064103 A	07-03-1997
				AU	6015496 A	09-01-1997
				CN	1185231 A	17-06-1998
				EP	0724289 A	31-07-1996
				FI	974488 A	09-02-1998
				NO SE	975833 A 9704602 A	03-02-1998
				US	5641996 A	05-02-1998 24-06-1997
					5041990 A	24-00-1997
US	4942140	Α	17-07-1990	JP	1 956290 C	28-07-1995
				JP	6071026 B	07-09-1994
				JP	63237426 A	03-10-1988
				JP	1943758 C	23-06-1995
				JP	6071024 B	07-09-1994
				JP 	63237427 A	03-10-1988
EP	0528171	Α	24-02-1993	DE	69222905 D	04-12-1997
				JP	2523250 B	07-08-1996
				JP	5239180 A	17-09-1993
				US	5471096 A	28-11-1995
US	4615741	Α	07-10-1986	JP	1765926 C	11-06-1993
				JP	3075570 B	02-12-1991
				JP	60210643 A	23-10-1985
				CA	1255049 A	30-05-1989
				DE	3443821 A	05-06-1985
				FR	2555593 A	31-05-1985
				GB 	2151600 A,B	24-07-1985
ΕP	0775716	Α	28-05-1997	JP	8283692 A	29-10-1996
				JP	8 259 695 A	08-10-1996
				WO	9621693 A	18-07-1996
US	5385869	Α	31-01-1995	NONE		